



Grand Picasso IV - Mainboard 1 - 9

(c) 1996 by Hubert Neumeier Village Tronic Computer, Sarstedt, Germany
 (w) K.Burkert, P.Jordan, J.Assenbaum U1.2 / Nov 24, 1996





Grand Picasso IV - Mainboard 2 - 9




RAM Bank 0



Config.R fuer 5446
+ nebenst. RAM



C32/33 und C48-51 gibt es nicht mehr!




RAM Bank 1



5U-RAMs:
IC10/C31 entfallen
U1/U2 bestueckt

3U3-RAMs:
IC10/C31 bestueckt
U1/U2 entfallen



Grand Picasso IV - Mainboard

(c) 1996 by Hubert Neumeier Village Tronic Computer, Sarstedt, Germany
 (w) K.Burkert, P.Jordan, J.Assenbaum

V1.2 / Nov 24, 1996

Audioport:

Der Audioport ist write only.

Bit 7 = Mute
Bit 1 = Sel1
Bit 0 = Sel0



Sel1 + Sel0 bestimmen den Input wie folgt:

Sel1/0 Input

0/0 = 1. AmigaUSlot
0/1 = 2. AV-Modul
1/0 = 3. Extern IN
1/1 = 4. CD-Laufw.


Reset-Wert ist 0, d.h. Amigasound "not muted".

Zum Betrieb des Soundmoduls muss der Audioport muted sein.






Flifi-Logic


FILE=p4m12-7.sch




Flifi-Daten

FILE=p4m12-8.sch





Grand Picasso IV - Mainboard



JP7: GAL mode
 Off = tbd
 On = tbd
 JP7 ist ein Pfostenstecker.

Capt.Port-Signale
 versus
 UESA-Signale

EDCLK	<=>	UREF
BLANK	<=>	HSYN/HREF
DCLK	<=>	CCLK
EUIDEO	<=>	BLNK/UACT

J1-12: 28M Clock Delays

J1-6 --> Signal D28M1 <--
 J1 = undelayed 28M
 J2 = Delayline TAP1 (def.)
 J3 = Delayline TAP2
 J4 = Delayline TAP3
 J5 = Delayline TAP4
 J6 = Delayline TAP5

J7-9 --> Signal D28M2 <--
 J7 = undelayed 28M
 J8 = Delayline TAP1
 J9 = Delayline TAP2 (def.)


J10-12 --> Signal D28M3 <--
 J10 = Delayline TAP3 <--
 J11 = Delayline TAP4
 J12 = Delayline TAP5

Bei J1-6 muss eine Buecke "zu" sein, J7-9 koennen auch alle offen sein (D28M2 = high). J10-12 stehen gegen die GAL-Mode-Funktion (JP7).

J1-12 sind Loetjumper. Mehrfachbruecken pro D28-Signal sind verboten!

Die vorgesehene Delayline ist eine Newport 31xn250 mit 5 Abgriffen je 5ns.

Grand Picasso IV - Mainboard 7 - 9




Grand Picasso IV - Mainboard

8 - 9


(c) 1996 by Hubert Neumeier Village Tronic Computer, Sarstedt, Germany
 (w) K.Burkert, P.Jordan, J.Assenbaum


U1.2 / Nov 24, 1996



Grand Picasso IV - Mainboard 9-9

(c) 1996 by Hubert Neumeier Village Tronic Computer, Sarstedt, Germany
 (w) K.Burkert, P.Jordan, J.Assenbaum U1.2 / Nov 26, 1996





□ 712

□ 713 □ 714 □ 715 □ 716 □ 717 □ 718 □ 719 □ 720

□ 721 □ 722

□ 723 □ 724